Lead High-Speed Verification Engineer – Pcie/Ucie
Guarda esta oferta y sigue tu búsqueda
Crea una cuenta gratis para guardar empleos, crear alertas y volver a esta oferta desde tu panel.
Al continuar, aceptas nuestros Términos & Política de Privacidad.
Hireroo Ltd is seeking a Lead Design Verification Engineer in Barcelona to lead functional verification of high-speed interface protocol blocks at IP and subsystem levels.
The role blends hands-on verification with technical leadership across RTL, architecture, firmware and verification teams.You will architect and maintain UVM environments, own verification of PCIe/UCIe/SerDes, and act as protocol expert for AXI, CXS, AHB, CHI.
#J-*-Ljbffr