Junior Research Engineer
Guarda esta oferta y sigue tu búsqueda
Crea una cuenta gratis para guardar empleos, crear alertas y volver a esta oferta desde tu panel.
Al continuar, aceptas nuestros Términos & Política de Privacidad.
Job Reference
417_26_CS_HAM_RE1
Position
Junior Research Engineer (RE1)
Closing Date
Thursday, 24 September, 2026
About BSC
The Barcelona Supercomputing Center - Centro Nacional de Supercomputación (BSC-CNS) is the leading supercomputing center in Spain. It houses MareNostrum, one of the most powerful supercomputers in Europe, was a founding and hosting member of the former European HPC infrastructure PRACE (Partnership for Advanced Computing in Europe), and is now hosting entity for EuroHPC JU, the Joint Undertaking that leads large-scale investments and HPC provision in Europe. The mission of BSC is to research, develop and manage information technologies in order to facilitate scientific progress. BSC combines HPC service provision and R&D into both computer and computational science (life, earth and engineering sciences) under one roof, and currently has over 1000 staff from 60 countries.
Look At The BSC Experience
BSC-CNS YouTube Channel
Let's stay connected with BSC Folks
We are particularly interested for this role in the strengths and lived experiences of women and underrepresented groups to help us avoid perpetuating biases and oversights in science and IT research. In instances of equal merit, the incorporation of the under-represented sex will be favoured.
We promote Equity, Diversity and Inclusion, fostering an environment where each and every one of us is appreciated for who we are, regardless of our differences.
If you consider that you do not meet all the requirements, we encourage you to continue applying for the job offer. We value diversity of experiences and skills, and you could bring unique perspectives to our team.
Context And Mission
The Mobile And Embedded-Based HPC Team Focuses On Evaluating Emerging Computing Technologies — From Mobile, Embedded And Other Markets — And Enabling Their Adoption In HPC Contexts. The Team's Activities Include
- Deploying and maintaining a hardware/software infrastructure of HPC prototypes based on emerging technologies (e.G., Arm- and RISC-V-based commercial platforms, FPGA-based systems) operating as compute nodes within an HPC data center.
- Performance evaluation of HPC clusters powered by emerging technologies, using benchmarks, mini-applications, and complex scientific applications.
- Providing feedback to RTL designers and system software developers, including compiler teams, to facilitate the adoption of novel architectures.
- Supporting scientific communities, industrial partners, and research projects in testing novel architectures and comparing results with state‐of‐the‐art HPC systems.
The team is seeking a postdoctoral researcher to lead activities on benchmarking and data-driven deployment of HPC infrastructure based on emerging technologies, and to share coordination responsibilities within the team.
Key Duties
- Design and execute benchmarking campaigns of HPC systems at different technology readiness levels, from prototypes and FPGA-based emulators to production-grade clusters.
- Integrate with the BSC tools and system software infrastructure;
- Validate results by comparing against reference implementations and state‐of‐the‐art HPC systems.
- Understand, develop and maintain simple systems for power and energy monitoring of compute nodes.
Requirements
- Education
- On going higher degree studies in Computer Science, Electrical or Computer Engineering, Physics or Mathematics
- Essential Knowledge and Professional Experience
- Demonstrated experience in vectorization studies and benchmarking of complex HPC applications at different technology readiness levels.
- Knowledge of parallel/cluster computation
- Additional Knowledge and Professional Experience
- Previous experience in porting parallel application to Arm and RISC‐V based systems is beneficial and will be considered
- Ability to compile, run, and analyze parallel scientific codes on heterogeneous HPC platforms.
- Competences
- Capability of compiling and running parallel scientific codes
- Knowledge of high‐level programming languages
Conditions
- The position will be located at BSC within the Computer Sciences Department
- We offer a full‐time contract (35h/week), a good working environment, a highly stimulating environment with state‐of‐the‐art infrastructure, flexible working hours, extensive training plan, restaurant tickets, private health insurance, support to the relocation procedures
- Duration: Open-ended contract due to technical and scientific activities linked to the project and budget duration
- Holidays: 22 days of holidays + 6 personal days + 24th and 31st of December per our collective agreement
- Salary: we offer a competitive salary commens