Staff Engineer, Design Verification

About Analog Devices Analog Devices, Inc. (NASDAQ: ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and. The charter of ADI’s CSS team is to lead the market in selected technology domains with highly differentiated sensing and signal processing solutions. Today these technology areas include Capacitive Sensing, Optical Image Stabilization, Power management and Audio that drive growth in our portable and non-portable consumer business. As part of our global operation and expanding business needs, we are now seeking to fill key roles in defining, developing and implementing verification solutions for mixed signal ICs in this key market area. This would span the entire development cycle from concept phase, through verification planning, implementation, execution, and release of products to customers. The Design Verification Engineer will collaborate with the wider ADI technical community which affords an opportunity to work with many business units in ADI with exposure to many technologies and products Responsibilities Based in Valencia, Spain, this position will be responsible for contributing to: Verification of complex designs and sub-systems using leading edge verification methodologies Contribute to and Influence the decisions on methodologies/strategies to be adopted for design verification. Develop testbench architectures and develop using UVM or Formal based verification approaches. Define verification-plans, functional coverage, tests and verification methodology for block/chip-level verification. Work with the design team in generating verification-plans and closure metrics. Debugging of Gate Level Simulation (GLS), waiving Timing Violations approved by designer Continuous interaction with analog co-sim and firmware team. Technically mentor and guide junior verification engineers on SoC Verification. Support post-silicon verification activities of the products working with design, product evaluation and applications engineering team Lead verification efforts at IP or SoC level, effort estimation, project scheduling and tracking, task assignment, reporting to management or customer. Qualifications Bachelor's or master’s degree, in Engineering (Electronic Engineering) or equivalent Experience in both IP and SoC level verification. Strong demonstrable knowledge of verification-plan generation, coverage analysis, constrained random techniques, assertion based and formal verification techniques with System Verilog. Proficient in developing unit and SoC level test benches using UVM. Integrate the block testbench in chip-level UVM environment and verify integration. Demonstrated experience in verification techniques for one or more of the following DSP/Processor subsystems/Formal verification Excellent debugging and analytical skills. Proficiency in scripting languages and utilities including Makefile, Python, TCL/tsh, Perl etc. 5-10 years in ASIC design verification. Additional Preferred Qualifications Experience with HW emulation or FPGA prototyping Experience in behavioural modelling of analogue circuits Experience in verifying processor based designs Knowledge of interface protocols e.g. AHB/APB/AXI/I2C/SPMI Coding test cases in C for processor based products. Customer facing experience as verification lead Building and leading small verification teams. Strong interpersonal, teamwork and communication skills are required. Be self-motivated and enthusiastic. Strong level of English speaking and writing. #LI-RW1 Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days