Digital Ic Verification Engineer

Digital IC Verification Engineer at TMRWWe are looking for a Digital IC Verification Engineer with hands‑on experience using Cadence verification tools to verify complex digital ICs and SoCs. The role focuses on building high‑quality verification environments, executing simulation and coverage‑driven verification, and ensuring design correctness prior to tape‑out.Key ResponsibilitiesDevelop verification plans from design specifications and micro‑architecture documentsBuild and maintain SystemVerilog/UVM testbenches using Cadence verification flowWrite directed and constrained‑random tests to validate RTL functionalityDevelop and integrate SystemVerilog Assertions (SVA)Execute simulations and regressions using XceliumDebug functional failures using SimVision and waveform analysisPerform functional, code, and assertion coverage using IMC (Integrated Metrics Center)Achieve coverage closure and support verification sign‑offCollaborate with design engineers to identify, debug, and resolve RTL issuesPerform CDC/RDC analysis using Cadence JasperGold or Conformal CDC (if applicable)Support low‑power verification using UPFParticipate in design and verification reviews and provide sign‑off reportsQualificationsBachelor's or Master's degree in Electrical / Electronics / Computer EngineeringStrong understanding of digital design fundamentals (timing, FSMs, pipelines, clocking, resets)Proficiency in SystemVerilog and UVMHands‑on experience with Cadence Xcelium simulation toolExperience with IMC for coverage analysis and closureFamiliarity with SimVision for debug and waveform analysisUnderstanding of assertion‑based verification (SVA)Knowledge of coverage‑driven verification methodologyNice To HaveExperience with Cadence JasperGold (formal verification, CDC, RDC)Familiarity with low‑power verification using UPFExperience verifying standard protocols (AXI, AHB, APB, PCIe, etc.)Knowledge of Cadence VIPsScripting experience in Python, Perl, or TCLExperience with SoC‑level verification, emulation, or PalladiumCadence Tools & TechnologiesXcelium – Simulation and regressionSimVision – Debug and waveform analysisIMC – Coverage analysis and closureJasperGold – Formal verification, CDC/RDCVIP Catalog – Protocol verification IPPalladium – Emulation (optional)Senior7+ years (verification architecture, sign‑off responsibility)Strong debugging and analytical skillsClear written and verbal communicationAbility to work effectively in cross‑functional teamsWhy Join UsAt The TMRW Foundation SILICON – you will be part of a dynamic and innovative team that is dedicated to building cutting‑edge technologies. We offer a collaborative and inclusive work environment where your contributions will make a significant impact.You can send your CV to ******.Seniority levelMid‑Senior levelEmployment typeFull‑timeJob functionInformation TechnologyIndustriesHospitals and Health CareReferrals increase your chances of interviewing at TMRW by 2x#J-18808-Ljbffr